

mos integrated circuit $\mu PD16654$

150/154 OUTPUT TFT-LCD GATE DRIVE

The μ PD16654 is a TFT-LCD gate driver. Because this gate driver has a level shift circuit for logic input, it can output a high gate scanning voltage in response to a CMOS-level input.

Moreover, it can also drive both the XGA/SXGA panel (154 outputs) and SVGA panel (150 outputs) by changing the number of outputs over between 150 and 154.

FEATURES


- High breakdown voltage output (ON/OFF range: VDD2-VEE2 = 40 V MAX.)
- 3.3 V CMOS level input
- Number of output select function (150/154 outputs)

ORDERING INFORMATION

Part Number	Package
μPD16654N-×××	TCP (TAB package)

The TCP's external shape is customized. To order your TCP's external shape, please contact an NEC salesperson.


1. BLOCK DIAGRAM



LS (level shifter): Interfaces between 3.3 V CMOS level and VDD2-VEE1 level.



2. PIN CONFIGURATION (μ PD16654N- $\times\times\times$)



Caution This figure does not specify the TCP package.



3. PIN FUNCTIONS

Pin Symbol	Pin Name	Description
O1 to O154	Driver output pins	Scan signal output pins that drive the gate electrode of a TFT-LCD. The status of each output pin changes in synchronization with the rising edge of shift clock CLK. The output voltage of the driver is VDD2 to VEE2.
STVR STVL	Start pulse input/output pin	Input/output pin of the internal shift register. Start pulse signal is read at the rising edge of shift clock CLK and a scan signal is output from the driver output pin. The interface of this terminal is CMOS of 3.3 V. When Osel signal is Low level, start pulse goes up to high level at the 154th falling edge of shift clock CLK and goes down to low level at the 155th falling edge. And when Osel signal is High level, start pulse goes up to high level at the 150th falling edge of shift clock CLK and goes down to low level at the 150th falling edge. The output level is Vcc-Vss (logic level).
CLK	Shift clock input	Shift clock input for the internal shift register. The contents of internal shift register is shifted at the rising edge of CLK.
R/L	Shift direction switching input	Shift direction switching input pin of the internal shift register. R/L = H (right shift): STVR \rightarrow O ₁ \rightarrow O ₂ \cdots O ₁₅₃ \rightarrow O ₁₅₄ \rightarrow STVL R/L = L (left shift) STVL \rightarrow O ₁₅₄ \rightarrow O ₁₅₃ \cdots O ₂ \rightarrow O ₁ \rightarrow STVR
OE1 OE2 OE3	Enable input	This pin fixes the driver output to the L level when it is high. However, the shift register is not cleared. And, output enable actuation is asynchronous in the clock. And, refer to "RELATIONS OF ENABLE INPUT AND OUTPUT TERMINAL".
Osel	Number of output select input	Selects the number of outputs. Osel = L: 154 outputs (SVGA) Osel = H: 150 outputs (VGA, XGA, SXGA) When Osel = H (150 outputs), O76 through O79 outputs of the shift register are fixed to the VEE2 level. Fix this pin to Vcc (VDD2) or Vss (VEE1) on TCP.
V _{DD2}	Positive power supply for driver	Shared with internal logic and driver
Vcc	Reference power supply	3.3 V \pm 0.3 V. Reference power supply for level shifter: LS
Vss	Ground (GND)	Connect this pin to the system ground.
V _{EE1}	Negative power supply for internal logic	Negative power supply for internal logic
VEE2	Negative power supply for driver	Negative power supply for driver


Caution 1. Power ON/OFF sequence

To prevent the μ PD16654 from damage due to latch up, turn on power in the order Vcc \rightarrow Vee1, Vee2 and Vdd2 \rightarrow logic input. Turn off power in the reverse order. Observe these power sequences even during transition period.



Caution 2. Inserting bypass capacitor

Because the internal logic operates at a high voltage (V_{DD2} - V_{EE1}), insert a bypass capacitor of about 0.1 μ F between the respective power pins as shown below to secure the noise margin of V_{IH} and V_{IL} .



Do not input a switching signal to the O_{sel} pin that selects the number of outputs. Connect this pin to Vcc or Vss (Vee1).



4. RELATIONS OF ENABLE INPUT AND OUTPUT TERMINAL


Switching is possible for 154/150 with μ PD16654 by the O_{sel} terminal. And, the output terminal which can be controlled by the enable signal changes as follows along with this function.

154 ou	ıt TCP	150 ou	t Mode
154 out Mode (Osel = L)	150 out Mode (Osel = H)	154 out Mode (Osel = L)	150 out Mode (O _{sel} = H)
O1 (OE1)	O1 (OE1)	O1 (OE1)	O1 (OE1)
O ₂ (O _{E2})	O ₂ (O _{E2})	O ₂ (O _{E2})	O2 (OE2)
O3 (OE3)	O3 (OE3)	O3 (OE3)	O3 (OE3)
O4 (OE1)	O4 (OE1)	O ₄ (O _{E1})	O4 (OE1)
O5 (OE2)	O5 (OE2)	O5 (OE2)	O5 (OE2)
O ₆ (O _{E3})	O6 (OE3)	O ₆ (O _{E3})	O6 (OE3)
•	00 (023)	O (OES)	O6 (OE3)
•	•	•	•
•	•	•	•
O ₇₂ (O _{E3})			
O ₇₃ (O _{E1})	O73 (OE1)	O ₇₃ (O _{E1})	O ₇₃ (O _{E1})
O ₇₄ (O _{E2})			
O ₇₅ (O _{E3})			
O76 (OE1)	Vout = VEE2		
O77 (OE2)	Vout = VEE2		
O ₇₈ (O _{E3})	Vout = VEE2		
O79 (OE1)	Vout = VEE2		
O80 (OE2)	O ₈₀ (O _{E1})	O80 (OE2)	O ₈₀ (O _{E1})
O ₈₁ (O _{E3})	O ₈₁ (O _{E2})	O ₈₁ (O _{E3})	O ₈₁ (O _{E2})
O82 (OE1)	O ₈₂ (O _{E3})	O82 (OE1)	O ₈₂ (O _{E3})
•	•	•	•
•	•	•	•
•	0 (0)	0 (0)	•
O ₁₅₀ (O _{E3})	O ₁₅₀ (O _{E2})	O ₁₅₀ (O _{E3})	O ₁₅₀ (O _{E2})
O ₁₅₁ (O _{E1})	O ₁₅₁ (O _{E3})	O ₁₅₁ (O _{E1})	O ₁₅₁ (O _{E3})
O ₁₅₂ (O _{E2})	O ₁₅₂ (O _{E1})	O ₁₅₂ (O _{E2})	O ₁₅₂ (O _{E1})
O ₁₅₃ (O _{E3})	O ₁₅₃ (O _{E2})	O ₁₅₃ (O _{E3})	O ₁₅₃ (O _{E2})
O154 (OE1)	O154 (OE3)	O154 (OE1)	O154 (OE3)




5. TIMING CHART

(1) 154 outputs, $R/\overline{L} = H O_{sel} = L$



(2) 150 outputs, $R/\overline{L} = H O_{sel} = H$



O₇₆ to O₇₉ is L (V_{EE2}) level fixation (150 output).



6. ELECTRIC SPECIFICATION

Absolute Maximum Ratings (TA = 25°C, Vss1 = Vss2 = 0 V)

Parameter	Symbol	Rating	Unit
Supply Voltage	V _{DD2}	-0.5 to +28	V
Supply Voltage	Vcc	-0.5 to +7.0	V
Supply Voltage	V _{DD2} -V _{EE1/2}	-0.5 to 42	V
Supply Voltage	VEE1	-16.5 to +0.5	V
Supply Voltage	VEE2	VEE1 - 0.5 to +0.5	V
Input Voltage	Vı	-0.5 to Vcc + 0.5	V
Input Current	lı	±10	mA
Output Current	lo	±10	mA
Operating Temperature Range	TA	−20 to +70	°C
Storage Temperature Range	T _{stg}	-55 to +125	°C

Recommended Operating Condition (TA = -20 to +80°C, Vss1 = Vss2 = 0 V)

Parameter	Symbol	MIN.	TYP.	MAX.	Unit
Supply Voltage	V _{DD2}	17		25	V
Supply Voltage	V _{EE1}	-15		-5.0	V
Supply Voltage	V _{EE2}	VEE1		VEE1 + 6.0	V
Supply Voltage	V _{DD2} – V _{EE1}	22		40	
Supply Voltage	Vcc	3.0	3.3	3.6	V

Electrical Specifications (TA = -20 to +70°C, VDD1 = 25 V, VDD2 = 3.3 V \pm 0.3 V, VEE1 = VEE2 = -15 V, Vss = 0 V)

Parameter	Symbol	Condition	MIN.	TYP.	MAX.	Unit
Input voltage, high	ViH	CLK, STVR (STVL), R/L,	0.8 Vcc		Vcc	V
Input voltage, low	VIL	Osel, OE1-OE3	Vss		0.2 Vcc	V
Output voltage, high	Vон	STVR (STVL), IoH = -40μ A	Vcc - 0.4 ^{Note}		Vcc ^{Note}	V
Output voltage, low	Vol	STVR (STVL), IoL = +40 μ A	Vss ^{Note}		Vss + 0.4 ^{Note}	V
Output current, high	InOH	On, Vn = V _{DD2} – 1.0 V			-1.0	mA
Output current, low	InOL	On, Vn = VEE2 + 1.0 V	1.0			mA
Output ON resistance	Ron	Vn = VEE2 + 1.0 V or VDD2 - 1.0 V			1.0	kΩ
Input leakage current	lı∟	V _I = 0 V or 3.6 V			±1.0	μΑ
Dynamic current	I _{DD2}	V _{DD2} , fclk = 30 kHz, no loads			400	μΑ
	Icc	Vcc1, fclk = 30 kHz, no loads			600	μΑ
	lee	IEE1 + IEE2, fclk = 30 kHz, no loads			800	μΑ

Note The cascade output is at the driver level (Vcc-Vss).



Switching Characteristics (TA = -20 to +70°C, VDD1 = 25 V, VDD2 = 3.3 V \pm 0.3 V, VEE1 = VEE2 = -15 V, Vss = 0 V)

Parameter	Symbol	Condition	MIN.	TYP.	MAX.	Unit
Cascade output delay time	t _{PHL1}	C _L = 20 pF			800	ns
	t PLH1	$CLK \to STVL \ (STVR)$			800	ns
Driver output delay time 1	t PHL2	C _L = 300 pF			500	ns
	tPLH2	$CLK \to On$			500	ns
Driver output delay time 2	t PHL3	C _L = 300 pF			500	ns
	t PLH3	$O_{En} o On$			500	ns
Output rise time	tтьн	C _L = 300 pF			450	ns
Output fall time	t THL				450	ns
Input capacitance	Сі	T _A = 25°C			15	pF
Maximum clock frequency	f _{max} .	When connected in cascade	500			kHz


Timing Requirement (T_A = -20 to +70°C, V_{DD1} = 25 V, V_{DD2} = 3.3 V \pm 0.3 V, V_{EE1} = V_{EE2} = -15 V, V_{SS} = 0 V)

Parameter	Symbol	Condition	MIN.	TYP.	MAX.	Unit
Clock Pulse Low Period	PWclk(H)		500			ns
Clock Pulse High Period	PW _{CLK(L)}		500			ns
Enable Pulse low period	PWoE		1.0			μs
Data Setup Time	t SETUP	STVR (STVL) $\uparrow \rightarrow$ CLK \uparrow	200			ns
Data Hold Time	t HOLD	$CLK \uparrow \to STVR \; (STVL) \downarrow$	200			ns

The rise and fall times of logic input must be t_{r} = t_{f} = 20 ns (10% to 90%).



7. SWITCHING CHARACTERISTICS WAVEFORM $(R/\overline{L} = H)$





8. RECOMMENDED MOUNTING CONDITIONS

When mounting this product, please make sure that the following recommended conditions are satisfied.

For packaging methods and conditions other than those recommended below, please contact NEC sales personnel.

Mounting Condition	Mounting Method	Condition
Thermocompression	Soldering	Heating tool 300 to 350°C, heating for 2 to 3 sec; pressure 100 g (per solder)
	ACF (Adhesive Conductive Film)	Temporary bonding 70 to 100°C; pressure 3 to 8 kg/cm²; time 3 to 5 sec. Real bonding 165 to 180°C; pressure 25 to 45 kg/cm², time 30 to 40 secs. (When using the anisotropy conductive film SUMIZAC1003 of Sumitomo Bakelite, Ltd.)

Caution To find out the detailed conditions for packaging the ACF part, please contact the ACF manufacturing company. Be sure to avoid using two or more packaging methods at a time.

Reference

NEC Semiconductor Device Reliability/Quality Control System (C10983E)

Quality Grades to NEC's Semiconductor Devices (C11531E)

[MEMO]

[MEMO]

[MEMO]

No part of this document may be copied or reproduced in any form or by any means without the prior written consent of NEC Corporation. NEC Corporation assumes no responsibility for any errors which may appear in this document.

NEC Corporation does not assume any liability for infringement of patents, copyrights or other intellectual property rights of third parties by or arising from use of a device described herein or any other liability arising from use of such device. No license, either express, implied or otherwise, is granted under any patents, copyrights or other intellectual property rights of NEC Corporation or others.

While NEC Corporation has been making continuous effort to enhance the reliability of its semiconductor devices, the possibility of defects cannot be eliminated entirely. To minimize risks of damage or injury to persons or property arising from a defect in an NEC semiconductor device, customers must incorporate sufficient safety measures in its design, such as redundancy, fire-containment, and anti-failure features.

NEC devices are classified into the following three quality grades:

"Standard", "Special", and "Specific". The Specific quality grade applies only to devices developed based on a customer designated "quality assurance program" for a specific application. The recommended applications of a device depend on its quality grade, as indicated below. Customers must check the quality grade of each device before using it in a particular application.

Standard: Computers, office equipment, communications equipment, test and measurement equipment, audio and visual equipment, home electronic appliances, machine tools, personal electronic equipment and industrial robots

Special: Transportation equipment (automobiles, trains, ships, etc.), traffic control systems, anti-disaster systems, anti-crime systems, safety equipment and medical equipment (not specifically designed for life support)

Specific: Aircrafts, aerospace equipment, submersible repeaters, nuclear reactor control systems, life support systems or medical equipment for life support, etc.

The quality grade of NEC devices is "Standard" unless otherwise specified in NEC's Data Sheets or Data Books. If customers intend to use NEC devices for applications other than those specified for Standard quality grade, they should contact an NEC sales representative in advance.

Anti-radioactive design is not implemented in this product.